Modularized, Reconfigurable and Bidirectional Charging Infrastructure for Electric Vehicles with Silicon Carbide Power Electronics (MoReSiC)

Deliverable D3.3 (Month 27)

Title: "Laboratory prototype of the multiport DC/DC converter"

Authors: Dimosthenis Peftitsis, Kaushik Naresh Kumar Norwegian University of Science and Technology





Warsaw University of Technology

June 2024

Executive summary

This deliverable D3.3 presents the design and hardware implementation of the laboratory prototype of the selected multiport isolated DC/DC power electronic converter in the MoReSiC project. Based on the theoretical and simulation assessment of several multiport DC/DC power converter configurations employing, the best-performing system has been chosen for practical design and implementation in the Power Electronics Lab at NTNU. The selected topology consists of two-level full-bridge converters in the primary side and the two secondary sides of the converter, which was implemented using Silicon Carbide Metal Oxide Semiconductor Field-Effect Transistors. This deliverable presents the procedural steps and crucial system components towards the hardware design of the multiport and isolate DC/DC power converter for EV charging. Exemplary experimental measurements of the electrical performance, power losses and efficiency are also presented and analysed.

Table of Contents

1.	Selected Multiport DC/DC converter configuration	3
2.	Prototype Design and System Components	4
3.	Exemplary Experimental Measurements	15
4.	Conclusions	16
5.	Appendix	

1. Selected Multiport DC/DC converter configuration

Based on a thorough theoretical and simulation study, the best performing multiport isolated DC/DC converter has been identified. This is the three-port converter consisting of a full-bridge (FB) circuit on the primary side, which is supplied by 750 V from the local DC bus of the charging station; and two FB circuits connected on the secondary side that can supply an output voltage of 400 V each. The galvanic isolation of the three-port converter is achieved by means of a high-frequency multiport transformer (T/F). A block diagram of the three-port DC/DC converter is shown in Fig. 1 and the schematic diagram of the FB circuit is illustrated in Fig. 2. More specifically, the FBs on the secondary side are fed through the two secondary isolated transformer windings and their output stages can be connected either in series or parallel. The specific connection mode depends by the power and voltage supply requirements to the EV's battery. For example, if an EV with an 800 V battery is to be charged, the outputs of the two secondary FBs are connected in series, while higher power requirements enabling fast charging imposes the need for parallel connecting the output stages of the two secondary FB circuits. Of course, a third option also emerges: the charging of two EVs simultaneously with 400 V, where each one is connected across one of the two secondary FB circuits. The various configurations can be achieved by controlling the switches S1, S2 and S3 dynamically. The detailed evaluation is presented in Deliverable D3.2.



Fig. 1: Block diagram of the three-port FB-FB DAB.



Fig. 2: Schematic diagram of the full bridge circuit used as the fundamental building block for the multiport converter

2. Prototype Design and System Components

The design parameters of the three-port isolated DC/DC converters are classified and summarized in the Tables I-VI below.

Parameter	Value	Unit
Input voltage, V _{in}	750	V
Output voltage on each FB, V _{out}	400	V
Rated power, P	10	kW
Switching frequency, f_{sw}	100	kHz
Inductor, L	67.89	μΗ
Maximum junction temperature, T_j	100	°C

Table I: Three-port converter design parameters

Table II: SiC Power MOSFETs Parameters – Primary full-bridge

Parameter	Value	Unit
Model number	NTH4L040N120SC1	-
Breakdown voltage	1200	V
Rated current at 25°C / 100°C	58 / 41	А
Package	TO-247-4	-
Typical/Maximum On- state resistance at $T_j = 25^{\circ}C$	40 / 56	mΩ
Typical/Maximum On- state resistance at $T_j = 175^{\circ}C$	70 / 100	mΩ
Internal gate resistor	2.4	Ω

Parameter	Value	Unit
Model number	C3M0015065K	-
Breakdown voltage	650	V
Rated current at 25°C / 100°C	120 / 96	А
Package	TO-247-4	-
Typical On-state resistance at $T_j = 25^{\circ}C$	15	mΩ
Typical On-state resistance at $T_j = 175^{\circ}C$	20	mΩ
Internal gate resistor	1.5	Ω

Table III: SiC Power MOSFETs Parameters – Secondary full-bridge

Table IV: T/F design parameters

Parameter	Value	Unit
Primary to Secondary1 Turns ratio	19:10	-
Primary to Secondary2 Turns ratio	19:10	-
Input voltage/output voltages (both the secondaries)	750V/400V	V
Magnetization inductance	2.4	mH
Primary / Sec.1 / Sec.2 Leakage inductance at 100kHz	5.92 / 4.19 / 4	μΗ
Rated power	10	kW
Operating frequency	100	kHz

Component	Value	Unit
Gate driver IC	NCV57000	-
Positivegatedrivervoltage(PrimaryMOSFET/SecondaryMOSFET)	+20 / +15	V
Negative gate driver voltage (Primary MOSFET/ Secondary MOSFET)	-5 / -5	V
Peak driver current	7.8	А
External Turn-on / Turn- off gate resistor	22 / 10	Ω

Table V: Gate driver design parameters

Table VI: Other components

Components	Type/model	Characteristics
Heatsink	LA6/150/24V aluminium extruded heat sink from Fischer elektronik.	$R_{th}=0.175\ ^{\mathrm{o}}C\ /W$
Microcontroller	F28379D LaunchPad™ development kit for C2000™ Delfino™ MCU	4x 20-pin headers/connectors, 200 MHz dual C28xCPUs and dual CLAs, 1 MB Flash, 16-bit or 12-bit ADCs, comparators, 12-bit DACs, 24 Pulse Width Modulator (PWM) channels with enhanced features , etc.

Figures 3-14 illustrates the schematics developed at NTNU for the printed circuit boards (PCBs) designs of the converter. These include both the main power circuit, as well as the various auxiliary and control circuits.



Fig. 3: Schematic diagram for the PCB design of the primary full-bridge main power circuit.



Fig. 4: Schematic diagram for the PCB design of the gate drive circuit power supplies for one halfbridge circuit.



Fig. 5: Schematic diagram for the PCB design of the gate drive circuit suitable for one half-bridge circuit.



Fig. 6: Schematic diagram for the PCB design of the gate drive circuit power supplies for the second half-bridge circuit.



Fig. 7: Schematic diagram for the PCB design of the gate drive circuit suitable for the second half-bridge circuit.



Fig. 8: Schematic diagram for the PCB design of the input DC voltage and current measurement circuits.

The secondary full-bridge circuit design is similar to that of the primary full-bridge circuit with minor variations (positive and negative gate driver voltages are +15V/-5V, measurement circuit is designed according to the DC voltage and current ratings of the secondary full-bridge). Therefore, the schematics for the secondary full-bridge are not included here.



Fig. 9: Schematic diagram for the signal connectors on the primary and secondary full-bridge PCBs and power supply circuits on the signal conditioning/buffer PCB.



Fig. 10: Schematic diagram for the signal connectors and the F28379D Launchpad connections on the signal conditioning/buffer PCB.



Fig. 11: Schematic diagram for the signal buffer circuits of 6 PWM signals and gate driver status signals from one primary half-bridge on the signal conditioning/buffer PCB.



Fig. 12: Schematic diagram for the gate driver status signals from another primary half-bridge and one secondary-1 half-bridge on the signal conditioning/buffer PCB.



Fig. 13: Schematic diagram for the signal buffer circuits of 6 PWM signals and gate driver status signals from another secondary-1 half-bridge on the signal conditioning/buffer PCB.



Fig. 14: Schematic diagram for the gate driver status signals from two secondary-2 half-bridges on the signal conditioning/buffer PCB.

Photos of the components:



Sub-module: Top view



Sub-module: Side view 1



Sub-module: Bottom view



Sub-module: Side view 2





Inductor



Three-port Transformer

Launchpad



Three-port DAB setup 2

Fig. 15: Photos of the various components comprising the three-port isolated DC/DC converter laboratory prototype.



Fig. 16: Photo of the three-port DAB laboratory setup 2

3. Exemplary Experimental Measurements

A set of electrical measurements in the three-port isolated DC/DC power converter have been performed at various power levels. Figure 17 shows exemplary electrical measurements of the voltages and currents across the output of the primary full-bridge circuit and across the inputs of the two secondary full bridges. The operating conditions for Fig. 17 are Vin = 750V, Vout = 400V, Power = 5kW and with parallel-connected secondaries. Figure 18 shows measurements of the input and output power, as well as power losses and efficiency at 5 kW of load.



Fig. 17: Exemplary electrical measurements of the three-port isolated DC/DC converter using the MSO56B Tektronix 6-channel Oscilloscope.

0.7494 kv
6.849 а
5.133 kw
400.26 v
12.501 a
5.004 kw
129.20 w
97.483 %

Fig. 18: Power analyser measurements for the input and output power, voltage and currents, as well as power losses and efficiency using the Yokogawa WT1800 power.

With measurements at various power levels, the efficiency and power losses at these power levels are plotted in Figs. 19 and 20, respectively.



Fig. 19: Total converter efficiency at various power levels based on measurements.



Fig. 20: Total converter losses at various power levels based on measurements.

4. Conclusions

In this report the-hardware design of the three-port isolated DC/DC converter was presented in detail. The various design parameters have been listed, while the schematics used for the design of the PCBs were also presented. Moreover, characterization of the magnetic components (i.e.,

inductor and three-port T/F) are shown in order to give a better overview of their required characteristics for this specific converter design. Exemplary electrical measurements at the nominal conditions of voltage and at 5 kW are included in this deliverable and demonstrate the expected correct operation of the converter. Finally, the software developed for the digital microcontroller that controls the operation of the converter is appended in this deliverable.

5. Appendix

Figures 21 - 27 illustrate the inductor and transformer parameters characterized using Keysight's E4990A impedance analyser.



Fig. 21: Parallel inductance (L_p), parallel resistance (R_p), series inductance (L_s), and series resistance (R_s) values of the inductor, measured at various frequencies.



Fig. 22: Parallel inductance (L_p), parallel resistance (R_p), series inductance (L_s), and series resistance (R_s) values of the transformer primary winding, measured from the open circuit test.



Fig. 23: Parallel inductance (L_p), parallel resistance (R_p), series inductance (L_s), and series resistance (R_s) values of the transformer primary winding, measured from the short circuit test.



Fig. 24: Parallel inductance (L_p), parallel resistance (R_p), series inductance (L_s), and series resistance (R_s) values of the transformer secondary winding-1, measured from the open circuit test.



Fig. 25: Parallel inductance (L_p), parallel resistance (R_p), series inductance (L_s), and series resistance (R_s) values of the transformer secondary winding-1, measured from the short circuit test.



Fig. 26: Parallel inductance (L_p), parallel resistance (R_p), series inductance (L_s), and series resistance (R_s) values of the transformer secondary winding-2, measured from the open circuit test.



Fig. 27: Parallel inductance (L_p) , parallel resistance (R_p) , series inductance (L_s) , and series resistance (R_s) values of the transformer secondary winding-2, measured from the short circuit test.

The microcontroller code for the F28379D Launchpad was developed using the code composer studio (CCS) version 10.4.0. The entire code was organised into separate files for the ease of understanding and faster debugging. The various code files are given below:

Main_file_TPDAB.c:

```
1/*
 2 Author
                 : Kaushik Naresh Kumar
 3 Organization: Norwegian University of Science and Technology (NTNU)
 4 Email
                : kaushik.n.kumar@ntnu.no
 6 Description:
 7 To test the Three-port Full-bridge DAB converter:
 81) with option to input the required phase-shift value (Facilitated by SCI).
92) with option to obtain voltage and current measurements from the converter for closed-loop control (facilitated by ADC).
10 */
11
12//
13// Included Files
14 //
15 #include "F28x Project.h"
16 #include "PWM.h"
17 #include "SCI.h"
18 #include "ADC.h"
19
20
21 void main(void)
22 {
23
24
      uint16 t ReceivedChar;
25
      unsigned char *msg;
26
27 //
28// Step 1. Initialize System Control:
29// PLL, WatchDog, enable Peripheral Clocks
30// This example function is found in the F2837xD_SysCtrl.c file.
31//
     InitSysCtrl();
32
33
34 //
35 // Step 2. Initialize GPIO:
36 // This example function is found in the F2837xD_Gpio.c file and
37// illustrates how to set the GPIO to it's default state.
38 //
39
     InitGpio();
40
41
42 //
43 // Step 3. Clear all __interrupts and initialize PIE vector table:
44 / /
45
     DINT:
46
47 //
48// Initialize the PIE control registers to their default state.
49 // The default state is all PIE __interrupts disabled and flags
50 // are cleared.
51// This function is found in the F2837xD_PieCtrl.c file.
52 //
     InitPieCtrl();
53
```

```
54
 55 //
 56 // Disable CPU __interrupts and clear all CPU __interrupt flags:
 57 //
 58 IER = 0x0000;
 59
      IFR = 0 \times 0000;
 60
 61//
 62 // Initialize the PIE vector table with pointers to the shell Interrupt
 63 // Service Routines (ISR).
 64 // This will populate the entire table, even if the _
                                                        interrupt
 65 // is not used in this example. This is useful for debug purposes.
 66 // The shell ISR routines are found in F2837xD_DefaultIsr.c.
 67 // This function is found in F2837xD_PieVect.c.
 68 / /
     InitPieVectTable();
 69
 70
 71//
 72 // Enable global Interrupts and higher priority real-time debug events:
 73 //
             // Enable Global __interrupt INTM
// Enable Global <u>realtime</u> __interrupt DBGM
 74
      EINT:
 75
      ERTM;
 76
 77
 78//
 79 // Setup SCI
 80 / /
 81
      configureSCI();
 82
 83
      initSCIAFIFO();
                                              // Initialize the SCI FIFO
 84
      initSCIAEchoback();
                                              // Initialize SCI for echoback
 85
 86
      msg = "\r\n\nThree-port full-bridge DAB converter test!!!\0";
      transmitSCIAMessage(msg);
 87
 88
      msg = "\r\n\nFollowing phase shifts can be set between the primary and the two secondary H-bridges:\0";
 89
      transmitSCIAMessage(msg);
 90
 91
 92
      msg = "\n\n 28deg respectively!\n\";
 93
      transmitSCIAMessage(msg);
 94
 95
      msg = "\r\nType 6, 7, 8 or 9 to set phase shift = 36deg, 40deg, 44deg or 48deg respectively!\n\0";
      transmitSCIAMessage(msg);
 96
 97
      msg = "\r\n\nEnter a character to set the phase shift: (Any other character: PS = 10deg)\0";
 98
 99
      transmitSCIAMessage(msg);
100
101
      // Wait for character
102
103
      11
             while(SciaRegs.SCIFFRX.bit.RXFFST == 0)
104
105
             {
```

```
106
107
              } // wait for empty state
108
109
              11
              // Get character
110
111
              11
112
              ReceivedChar = SciaRegs.SCIRXBUF.all;
113
114
              11
              // Echo character back
115
              11
116
              msg = "\r\nYou sent: \0";
117
              transmitSCIAMessage(msg);
118
              transmitSCIAChar(ReceivedChar);
119
120
              switch (ReceivedChar)
121
              {
                                                //ASCII value for character '2' is 50
122
                  case 50:
123
                  {
124
                      EPWM1_PS = 13;
125
                      EPWM1 PS 2 = 11;
126
                      transmitSCIAMessage("\r\nPhase shift set to 11.5deg! \0");
127
                      break;
128
                  }
129
                  case 51:
                                                //ASCII value for character '3' is 51
130
                  {
                      EPWM1 PS = 19:
131
132
                      EPWM1 PS 2 = 18;
                      transmitSCIAMessage("\r\nPhase shift set to 16deg! \0");
133
134
                      break;
135
                  }
136
                                                //ASCII value for character '4' is 52
                  case 52:
137
                  {
138
                      EPWM1 PS = 28;
139
                      EPWM1 PS 2 = 28:
140
                      transmitSCIAMessage("\r\nPhase shift set to 22deg!! \0");
141
                      break:
142
                  }
143
                  case 53:
                                                //ASCII value for character '5' is 53
144
                  {
145
                      EPWM1 PS = 36;
146
                      EPWM1 PS 2 = 36;
147
                      transmitSCIAMessage("\r\nPhase shift set to 28deg!! \0");
148
                      break;
149
                  }
150
                  case 54:
                                                //ASCII value for character '6' is 54
151
                  {
152
                      EPWM1 PS = 47;
153
                      EPWM1 PS 2 = 45;
154
                      transmitSCIAMessage("\r\nPhase shift set to 36deg \0");
155
                      break;
156
                  }
                                                //ASCII value for character '7' is 55
157
                  case 55:
```

```
158
                  {
159
                      EPWM1 PS = 53;
160
                      EPWM1 PS 2 = 51;
                      transmitSCIAMessage("\r\nPhase shift set to 40deg \0");
161
162
                      break;
163
                  }
164
                                                //ASCII value for character '8' is 56
                  case 56:
165
                  {
166
                      EPWM1 PS = 58;
167
                      EPWM1 PS 2 = 56;
168
                      transmitSCIAMessage("\r\nPhase shift set to 44deg \0");
169
                      break;
170
                  }
                                                //ASCII value for character '9' is 57
171
                  case 57:
172
                  {
                      EPWM1 PS = 64;
173
174
                      EPWM1_PS_2 = 62;
175
                      transmitSCIAMessage("\r\nPhase shift set to 48deg \0");
176
                      break;
177
                  }
                  default:
178
179
                  {
180
                      EPWM1_PS = 11;
181
                      EPWM1_PS_2 = 9;
182
                      transmitSCIAMessage("\r\nPhase shift set to 10deg \0");
183
                      break;
184
                  }
185
              }
186
187
      configurePWM();
188
      ConfigureADC();
189
      SetupADCSoftware();
190
191
      msg = "\r n\n Enter 1 to enable PWM or any other character to disable PWM\n\0";
192
      transmitSCIAMessage(msg);
193
194 //
195// Infinite loop with option to enable or disable PWM
196 //
197
      for(;;)
198
      {
199
200
           msg = "\r\n\n Now, enter a character to enable/disable PWM: \0";
201
           transmitSCIAMessage(msg);
202
203
           11
204
          // Wait for character
205
          11
206
          while(SciaRegs.SCIFFRX.bit.RXFFST == 0)
207
           {
208
209
          } // wait for empty state
```

```
210
         11
211
212
         // Get character
213
         11
         ReceivedChar = SciaRegs.SCIRXBUF.all;
214
215
216
         11
         // Echo character back
217
218
         11
         msg = "\r\nYou sent: \0";
219
         transmitSCIAMessage(msg);
220
221
         transmitSCIAChar(ReceivedChar);
         if (ReceivedChar == 49)
                                                     //ASCII value for character '1' is 49
222
223
         {
224
             enable = 1;
225
             transmitSCIAMessage("\n PWM enabled \0");
226
         }
227
         else
228
         {
229
             enable = 0;
             transmitSCIAMessage("\n PWM disabled \0");
230
231
         }
232
233
     }
234
235 }
236
237 //
238 // EPWM1 ISR
239 //
240 interrupt void epwm1 isr(void)
241 {
242
        if (enable == 1)
243
        {
           enablePWM();
244
245
       }
246
       else
247
      {
248
        disablePWM();
249
        }
250
      StoreADCvalues();
251
252
       11
       // Clear INT flag for this timer
253
254
       11
       EPwm1Regs.ETCLR.bit.INT = 1;
255
256
257
       11
      // Acknowledge this interrupt to receive more interrupts from group 3
258
259
       11
260
        PieCtrlRegs.PIEACK.all = PIEACK GROUP3;
261
262 }
263 //
264 // End of file
265 //
266
```

PWM.h:

```
image: imag
```

```
CpuSysRegs.PCLKCR2.bit.EPWM5 = 1; //enable ePWM5 module clock
54
55
56
          CpuSysRegs.PCLKCR2.bit.EPWM3 = 1; //enable ePWM3 module clock
57
          CpuSysRegs.PCLKCR2.bit.EPWM4 = 1; //enable ePWM4 module clock
58
59
       11
60
       //Enable ePWMs
61
       11
62
63
          EALLOW:
64
65
          GpioCtrlRegs.GPAPUD.bit.GPIO0 = 1; // Disable pull-up on GPIO0 (EPWM1A)
66
          GpioCtrlRegs.GPAPUD.bit.GPIO1 = 1; // Disable pull-up on GPIO1 (EPWM1B)
67
68
          GpioCtrlRegs.GPAPUD.bit.GPIO2 = 1; // Disable pull-up on GPIO2 (EPWM2A)
69
          GpioCtrlRegs.GPAPUD.bit.GPIO3 = 1; // Disable pull-up on GPIO3 (EPWM2B)
70
71
          GpioCtrlRegs.GPAPUD.bit.GPIO11 = 1; // Disable pull-up on GPIO11 (EPWM6B)[EPWM4A in PCB]
72
          GpioCtrlRegs.GPAPUD.bit.GPIO10 = 1; // Disable pull-up on GPIO10 (EPWM6A)[EPWM4B in PCB]
73
74
          GpioCtrlRegs.GPAPUD.bit.GPIO9 = 1; // Disable pull-up on GPIO9 (EPWM5B)[EPWM5A in PCB]
          GpioCtrlRegs.GPAPUD.bit.GPI08 = 1; // Disable pull-up on GPI08 (EPWM5A)[EPWM5B in PCB]
75
76
          GpioCtrlRegs.GPAPUD.bit.GPI04 = 1; // Disable pull-up on GPI04 (EPWM3A)
77
78
          GpioCtrlRegs.GPAPUD.bit.GPIO5 = 1; // Disable pull-up on GPIO5 (EPWM3B)
79
80
          GpioCtrlRegs.GPAPUD.bit.GPIO7 = 1; // Disable pull-up on GPIO7 (EPWM4B)[EPWM6A in PCB]
          GpioCtrlRegs.GPAPUD.bit.GPIO6 = 1; // Disable pull-up on GPIO6 (EPWM4A)[EPWM6B in PCB]
81
82
          GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 1; // Configure GPIO0 as EPWM1A
83
84
          GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 1; // Configure GPIO1 as EPWM1B
85
          GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1; // Configure GPIO2 as EPWM2A
86
87
          GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1; // Configure GPIO3 as EPWM2B
88
          GpioCtrlRegs.GPAMUX1.bit.GPI011 = 1; // Configure GPI011 as (EPWM6B)[EPWM4A in PCB]
89
          GpioCtrlRegs.GPAMUX1.bit.GPI010 = 1; // Configure GPI010 as (EPWM6A) [EPWM4B in PCB]
90
91
          GpioCtrlRegs.GPAMUX1.bit.GPIO9 = 1; // Configure GPIO9 as (EPWM5B)[EPWM5A in PCB]
92
          GpioCtrlRegs.GPAMUX1.bit.GPIO8 = 1; // Configure GPIO8 as (EPWM5A)[EPWM5B in PCB]
93
94
95
          GpioCtrlRegs.GPAMUX1.bit.GPIO4 = 1; // Configure GPIO4 as (EPWM3A)
96
          GpioCtrlRegs.GPAMUX1.bit.GPIO5 = 1; // Configure GPIO5 as (EPWM3B)
97
          GpioCtrlRegs.GPAMUX1.bit.GPIO7 = 1; // Configure GPIO7 as (EPWM4B)[EPWM6A in PCB]
98
          GpioCtrlRegs.GPAMUX1.bit.GPIO6 = 1; // Configure GPIO6 as (EPWM4A)[EPWM6B in PCB]
99
100
101
102
          //Configure DSP PWM EN, DSP PWM INV pins, DSP FR EN and DSP FR INV pins
103
          11
104
                                               .. .. ..
            .
                 -
                             . .
```

```
GpioCtrlRegs.GPAPUD.bit.GPIO24 = 0; // Enable pull-up on GPIO24 (Used as DSP_PWM_EN in signal buffer board).
GpioCtrlRegs.GPAMUX2.bit.GPIO24 = 0; // Set as GPIO.
GpioCtrlRegs.GPADIR.bit.GPIO24 = 1; // Configure as output.
GpioDataRegs.GPASET.bit.GPIO24 = 1; // It should be set low to enable PWM signal output from buffer IC. Default should be high.
105
106
107
108
 109
                     GpioCtrlRegs.GPAPUD.bit.GPIO16 = 0; // Enable pull-up on GPIO16 (Used as DSP_PWM_INV in signal buffer board).
GpioCtrlRegs.GPAMUX2.bit.GPIO16 = 0; // Set as GPIO.
GpioCtrlRegs.GPADIR.bit.GPIO16 = 1; // Configure as output.
GpioDataRegs.GPASET.bit.GPIO16 = 1; // Always high! When set low and DSP_PWM_EN = low -> inverts PWM output from the buffer IC.
110
111
112
113
114
                     GpioCtrlRegs.GPCPUD.bit.GPI094 = 0; // Enable pull-up on GPI094 (Used as DSP_FR_EN in signal buffer board).
GpioCtrlRegs.GPCMUX2.bit.GPI094 = 0; // Set as GPI0.
GpioCtrlRegs.GPCDIR.bit.GPI094 = 1; // Configure as output.
GpioDataRegs.GPCSET.bit.GPI094 = 1; // It should be set low to enable FLT/RDY signals. Default should be high.
116
117
118
119
                     GpioCtrlRegs.GPCPUD.bit.GPI065 = 0; // Enable pull-up on GPI065 (Used as DSP_FR_INV in signal buffer board).
GpioCtrlRegs.GPCMUX1.bit.GPI065 = 0; // Set as GPI0.
GpioCtrlRegs.GPCDIR.bit.GPI065 = 1; // Configure as output.
GpioDataRegs.GPCSET.bit.GPI065 = 1; // Always high! When set low and DSP_FR_EN = low -> inverts FLT/RDY signals from the buffer IC.
120
121
122
123
124
                      EDIS:
126
127
                      //Interrupts that are used in this example are re-mapped to $//\rm{ISR}$ functions found within this file.
128
129
                                  11
                                        EALLOW; // This is needed to write to EALLOW protected registers
130
131
132
                                        PieVectTable EPMM1_INT = & epwm1_isr;
EDIS; // This is needed to disable write to EALLOW protected registers
133
134
135
136
137
                                  // Step 4. Initialize the Device Peripheral. This function can be
// found in F2837xD_CpuTimers.c
                                 11
138
139
                                        EALLOW;
                                        CpuSysRegs.PCLKCR0.bit.TBCLKSYNC =0;
EDIS;
140
140
141
142
143
144
                                        InitEPwm1();
InitEPwm2();
145
146
147
                                         InitEPwm6();
                                         InitEPwm5();
                                         InitEPwm3();
148
149
                                        InitEPwm4();
                                        CpuSysRegs.PCLKCR0.bit.TBCLKSYNC =1;
EDIS;
150
151
152
153
154
                                        disablePWM();
155
```

```
156
                    11
                 // Enable CPU INT3 which is connected to EPWM1-3 INT:
157
158
                 11
                    IER |= M INT3;
159
160
161
                 11
162
                 // Enable EPWM INTn in the PIE: Group 3 interrupt 1-3
163
                 11
                    PieCtrlRegs.PIEIER3.bit.INTx1 = 1;
164
165
166 }
167
168
169 void enablePWM(void)
170 {
        GpioDataRegs.GPACLEAR.bit.GPIO24 = 1; //Set DSP_PWM_EN low to enable PWM signals
171
172
        GpioDataRegs.GPCCLEAR.bit.GPI094 = 1; //Set DSP FR EN low to enable FLT/RDY signals
173
        EALLOW;
174
        EPwm1Regs.TZCLR.bit.OST = 1;
175
        EPwm2Regs.TZCLR.bit.OST = 1;
176
        EPwm6Regs.TZCLR.bit.OST = 1;
        EPwm5Regs.TZCLR.bit.OST = 1;
177
       EPwm3Regs.TZCLR.bit.OST = 1;
178
179
        EPwm4Regs.TZCLR.bit.OST = 1;
180
        EDIS;
181 }
182
183
184 void disablePWM(void)
185 {
                                               //Set DSP_PWM_EN high to disable PWM signals
//Set DSP_FR_EN high to disable FLT/RDY signals
186
        GpioDataRegs.GPASET.bit.GPI024 = 1;
187
        GpioDataRegs.GPCSET.bit.GPI094 = 1;
188
        EALLOW;
189
        EPwm1Regs.TZFRC.bit.OST = 1;
190
        EPwm2Regs.TZFRC.bit.OST = 1;
        EPwm6Regs.TZFRC.bit.OST = 1;
191
        EPwm5Regs.TZFRC.bit.OST = 1;
192
193
        EPwm3Regs.TZFRC.bit.OST = 1;
194
        EPwm4Regs.TZFRC.bit.OST = 1;
195
        EDIS;
196 }
197
198
199 //
200 // Initialize EPWM1 configuration
201//
202 void InitEPwm1(void)
203 {
        EPwm1Regs.TBPRD = EPWM1_TBPRD;
                                                       // Set timer period (100 kHz)
204
205
        EPwm1Regs.TBPHS.bit.TBPHS = 0x0000;
                                                       // Phase is 0
                                                       // Clear counter
206
        EPwm1Regs.TBCTR = 0x0000;
```

```
207
208
        // Setup TBCLK
209
210
        EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up down
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE; // Disable phase
211
                                                            // Disable phase loading -> Master
212
213
214
        EPwm1Regs.TBCTL.bit.SYNCOSEL = TB CTR ZERO;
                                                            //Synchronization output at counter = 0
        EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB DIV1;
                                                            // Clock ratio to SYSCLKOUT
215
216
        EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
217
218
        EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
                                                           // Load registers every ZERO
219
        EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;
        EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
220
        EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;
221
222
223
        // Setup compare
224
225
        11
        EPwm1Regs.CMPA.bit.CMPA = EPWM1_CMPA;
226
227
228
229
        // Set actions
230
        11
        EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLA.bit.CAD = AQ_SET;
                                                           // CTR = CMPA (up direction)-> Set PWM1A to Zero
// CTR = CMPA (down direction)-> Set PWM1A to one
231
232
233
234
235
        // Active High Complimentary PWMs - Setup Deadband
236
237
238
        EPwm1Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
        EPwm1Regs.DBCTL.bit.POLSEL = DB ACTV HIC;
239
240
        EPwm1Regs.DBCTL.bit.IN_MODE = DBA_ALL;
241
        EPwm1Regs.DBRED.bit.DBRED = EPWM1_RED;
242
        EPwm1Regs.DBFED.bit.DBFED = EPWM1_FED;
243
244
        //
// Interrupt
245
246
        11
        EPwm1Regs.ETSEL.bit.INTSEL = ET_CTR_ZERO;
                                                          // Select INT on Zero event
247
        EPwm1Regs.ETSEL.bit.INTEN = 1;
EPwm1Regs.ETPS.bit.INTPRD = ET_1ST;
                                                          // Enable INT
248
249
                                                          // Generate INT on 1st event
250
251
        11
252
        //ADC trigger
253
        11
254
        EPwm1Regs.ETSEL.bit.SOCAEN = 1;
                                                         //Enable Epwm1 ADC SOCA
255 //
         EPwm1Regs.ETSEL.bit.SOCASEL = 2;
                                                           //Enable event time-base counter equal to period (TBCTR = TBPRD)
256
        EPwm1Regs.ETSEL.bit.SOCASEL = 4;
                                                         //Enable event time-base counter equal to period (TBCTR = CMPA)
257
        EPwm1Regs.ETPS.bit.SOCAPRD = 1;
                                                         // Generate pulse on 1st event
```

```
//
// TripZone
258
259
260
        11
        EALLOW;
261
       EPwm1Regs.TZCTL.bit.TZA = TZ_FORCE_LO;
EPwm1Regs.TZCTL.bit.TZB = TZ_FORCE_LO;
262
263
        EDIS:
264
265 }
266
267
268 //
269 // Initialize EPWM2 configuration
270//
271 void InitEPwm2(void)
272 {
273
274
        EPwm2Regs.TBPRD = EPWM1_TBPRD;
                                                         // Set timer period (100 kHz)
        EPwm2Regs.TBPHS.bit.TBPHS = 0x0000;
                                                         // Phase is 0
275
                                                         // Clear counter
276
        EPwm2Regs.TBCTR = 0x0000;
277
278
        // Setup TBCLK
279
280
        11
        EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up down
281
282
        EPwm2Regs.TBCTL.bit.PHSEN = TB_DISABLE;
                                                         // Disable phase loading -> no phase difference from ePWM1
283
284
        EPwm2Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN;
        EPwm2Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
285
                                                          // Clock ratio to SYSCLKOUT
286
        EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1;
287
288
289
        11
290
        // Setup compare
291
        11
292
        EPwm2Regs.CMPA.bit.CMPA = EPWM1_CMPA;
293
294
        11
295
        // Set actions
296
        11
297
        EPwm2Regs.AQCTLA.bit.CAU = AQ SET;
                                                        // CTR = CMPA (up direction)-> Set PWM2A to one
298
        EPwm2Regs.AQCTLA.bit.CAD = AQ_CLEAR;
                                                        // CTR = CMPA (down direction)-> Set PWM2A to zero
299
300
301
        // Active High Complimentary PWMs - Setup Deadband
302
303
        11
        EPwm2Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
304
305
        EPwm2Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
        EPwm2Regs.DBCTL.bit.IN_MODE = DBA_ALL;
306
       EPwm2Regs.DBRED.bit.DBRED = EPWM1_RED;
EPwm2Regs.DBFED.bit.DBFED = EPWM1_FED;
307
308
```

```
J
309
310
       11
      // TripZone
311
312
       11
       EALLOW;
313
314
       EPwm2Regs.TZCTL.bit.TZA = TZ_FORCE_LO;
315
       EPwm2Regs.TZCTL.bit.TZB = TZ_FORCE_LO;
316
       EDIS;
317 }
318
319 //
320 // Initialize EPWM6 configuration
321//
322 void InitEPwm6(void)
323 {
                                                        // Set timer period (100 kHz)
// Defined PS value
324
        EPwm6Regs.TBPRD = EPWM1_TBPRD;
        EPwm6Regs.TBPHS.bit.TBPHS = EPWM1_PS;
325
                                                        // Clear counter
326
        EPwm6Regs.TBCTR = 0x0000;
327
328
        11
       // Setup TBCLK
329
330
        11
331
        EPwm6Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up down
        EPwm6Regs.TBCTL.bit.PHSEN = TB_ENABLE;
                                                        // Enable phase loading
332
333
334
335
        EALLOW;
336
        SyncSocRegs.SYNCSELECT.bit.EPWM4SYNCIN = 0;
                                                        // Get sync input from ePWM1
337
        EDIS;
338
339
        EPwm6Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN;
340
        EPwm6Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
                                                         // Clock ratio to SYSCLKOUT
341
        EPwm6Regs.TBCTL.bit.CLKDIV = TB_DIV1;
342
343
        11
       // Setup compare
344
345
        11
        EPwm6Regs.CMPA.bit.CMPA = EPWM1_CMPA;
346
347
348
        11
        // Set actions
349
350
        11
       EPwm6Regs.AQCTLA.bit.CAU = AQ_SET;
EPwm6Regs.AQCTLA.bit.CAD = AQ_CLEAR;
351
                                                        // CTR = CMPA (up direction)-> Set PWM6A to one
                                                        // CTR = CMPA (down direction)-> Set PWM6A to zero
352
353
354
        \prod
       // Active High Complimentary PWMs - Setup Deadband
355
356
        11
        EPwm6Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
357
358
        EPwm6Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
        EPwm6Regs.DBCTL.bit.IN MODE = DBA ALL;
359
```

```
EPwm6Regs.DBRED.bit.DBRED = EPWM1_RED;
360
361
       EPwm6Regs.DBFED.bit.DBFED = EPWM1 FED;
362
363
      11
364
      // TripZone
365
      11
366
      EALLOW:
      EPwm6Regs.TZCTL.bit.TZA = TZ_FORCE_LO;
367
368
      EPwm6Regs.TZCTL.bit.TZB = TZ_FORCE_LO;
369
      EDIS;
370
371 }
372
373
374 //
375 // Initialize EPWM5 configuration
376 //
377 void InitEPwm5(void)
378 {
379
       EPwm5Regs.TBPRD = EPWM1_TBPRD;
                                                     // Set timer period (100 kHz)
380
       EPwm5Regs.TBPHS.bit.TBPHS = EPWM1_PS;
                                                     // Defined PS value
       EPwm5Regs.TBCTR = 0x0000;
381
                                                     // Clear counter
382
383
       11
       // Setup TBCLK
384
385
       11
       EPwm5Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up down
386
387
       EPwm5Regs.TBCTL.bit.PHSEN = TB_ENABLE;
                                                     // Enable phase loading
388
389
390
       EALLOW:
       SyncSocRegs.SYNCSELECT.bit.EPWM4SYNCIN = 0;
391
                                                      // Get sync input from ePWM1
392
       EDIS;
393
394
       EPwm5Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN;
395
       EPwm5Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
                                                      // Clock ratio to SYSCLKOUT
396
       EPwm5Regs.TBCTL.bit.CLKDIV = TB_DIV1;
397
398
       11
       // Setup compare
399
400
       11
401
       EPwm5Regs.CMPA.bit.CMPA = EPWM1_CMPA;
402
403
       11
404
       // Set actions
       11
405
406
       EPwm5Regs.AQCTLA.bit.CAU = AQ_CLEAR;
                                                     // CTR = CMPA (down direction)-> Set PWM5A to zero
                                                      // CTR = CMPA (down direction)-> Set PWM5A to one
407
       EPwm5Regs.AQCTLA.bit.CAD = AQ_SET;
408
409
       11
410
```

```
411
       // Active High Complimentary PWMs - Setup Deadband
412
        11
413
       EPwm5Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
       EPwm5Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
414
415
       EPwm5Regs.DBCTL.bit.IN MODE = DBA ALL;
       EPwm5Regs.DBRED.bit.DBRED = EPWM1_RED;
416
       EPwm5Regs.DBFED.bit.DBFED = EPWM1_FED;
417
418
419
       11
       // TripZone
420
421
       11
       EALLOW;
422
423
        EPwm5Regs.TZCTL.bit.TZA = TZ_FORCE_LO;
424
       EPwm5Regs.TZCTL.bit.TZB = TZ_FORCE_LO;
425
426
       EDIS;
427 }
428
429 //
430 // Initialize EPWM3 configuration
431//
432 void InitEPwm3(void)
433 {
        EPwm3Regs.TBPRD = EPWM1 TBPRD;
                                                       // Set timer period (100 kHz)
434
435
       EPwm3Regs.TBPHS.bit.TBPHS = EPWM1_PS_2;
                                                       // Defined PS value
                                                       // Clear counter
436
       EPwm3Regs.TBCTR = 0x0000;
437
438
       11
439
       // Setup TBCLK
440
       11
441
       EPwm3Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up down
442
       EPwm3Regs.TBCTL.bit.PHSEN = TB_ENABLE;
                                                   // Enable phase loading
443
444
445
       EPwm3Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN;
                                                       // Clock ratio to SYSCLKOUT
446
        EPwm3Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
447
       EPwm3Regs.TBCTL.bit.CLKDIV = TB DIV1;
448
449
       ^{\prime\prime}
       // Setup compare
450
451
        11
       EPwm3Regs.CMPA.bit.CMPA = EPWM1_CMPA;
452
453
454
       11
       // Set actions
455
456
       11
       //
EPwm3Regs.AQCTLA.bit.CAU = AQ_CLEAR; // CTR = CMPA (up direction)-2 SECTION: CAU = A0 SET; // CTR = CMPA (down direction)-> Set PWM3A to zero
                                                       // CTR = CMPA (up direction)-> Set PWM3A to one
457
458
459
460
461
       // Active High Complimentary PWMs - Setup Deadband
```

```
462
       11
463
       EPwm3Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
464
       EPwm3Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
       EPwm3Regs.DBCTL.bit.IN_MODE = DBA_ALL;
465
466
       EPwm3Regs.DBRED.bit.DBRED = EPWM1_RED;
467
       EPwm3Regs.DBFED.bit.DBFED = EPWM1_FED;
468
469
      11
      // TripZone
470
471
      11
472
      EALLOW;
473
      EPwm3Regs.TZCTL.bit.TZA = TZ_FORCE_L0;
474
      EPwm3Regs.TZCTL.bit.TZB = TZ_FORCE_LO;
475
      EDIS;
476
477 }
478
479
480//
481 // Initialize EPWM4 configuration
482 //
483 void InitEPwm4(void)
484 {
       EPwm4Regs.TBPRD = EPWM1_TBPRD;
485
                                                     // Set timer period (100 kHz)
                                                      // Defined PS value
// Clear counter
486
       EPwm4Regs.TBPHS.bit.TBPHS = EPWM1_PS_2;
487
       EPwm4Regs.TBCTR = 0x0000;
488
489
       11
       // Setup TBCLK
490
491
       11
492
       EPwm4Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up down
       EPwm4Regs.TBCTL.bit.PHSEN = TB_ENABLE;
                                                 // Enable phase loading
493
494
495
496
       EALLOW;
497
       SyncSocRegs.SYNCSELECT.bit.EPWM4SYNCIN = 0;
                                                     // Get sync input from ePWM1
498
       EDIS;
499
       EPwm4Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN;
500
501
       EPwm4Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
                                                       // Clock ratio to SYSCLKOUT
502
       EPwm4Regs.TBCTL.bit.CLKDIV = TB_DIV1;
503
504
       11
       // Setup compare
505
506
       11
       EPwm4Regs.CMPA.bit.CMPA = EPWM1_CMPA;
507
508
509
       11
       // Set actions
510
511
       11
       EPwm4Regs.AQCTLA.bit.CAU = AQ_CLEAR;
                                                   // CTR = CMPA (down direction)-> Set PWM4A to one
512
```

```
513
       EPwm4Regs.AQCTLA.bit.CAD = AQ_SET; // CTR = CMPA (down direction)-> Set PWM4A to zero
514
515
516
       //
// Active High Complimentary PWMs - Setup Deadband
517
518
       11
       EPwm4Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
EPwm4Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
519
520
521
       EPwm4Regs.DBCTL.bit.IN_MODE = DBA_ALL;
522
       EPwm4Regs.DBRED.bit.DBRED = EPWM1_RED;
523
       EPwm4Regs.DBFED.bit.DBFED = EPWM1_FED;
524
       //
// TripZone
525
526
527
       11
       EALLOW;
528
       EPwm4Regs.TZCTL.bit.TZA = TZ_FORCE_LO;
529
530
       EPwm4Regs.TZCTL.bit.TZB = TZ_FORCE_LO;
531
532
       EDIS;
533 }
534
535//
536// End of file
537 //
538
```

```
SCI.h:
```

```
1/*
 2 Author
            : Kaushik Naresh Kumar
 3 Organization: Norwegian University of Science and Technology (NTNU)
 4 Email : kaushik.n.kumar@ntnu.no
 5
 6 Description:
 7 Contains SCI related functions
 8*/
 9
10
11 //
12 //Function prototypes
13 //
14
15 void configureSCI(void);
16 void initSCIAEchoback(void);
17 void transmitSCIAChar(uint16_t a);
18 void transmitSCIAMessage(unsigned char * msg);
19 void initSCIAFIFO(void);
20
21
22
23 void configureSCI(void)
24 {
25
26
      11
      // Configure the pins for the SCI-A port.
27
      // GPIO_SetupPinMux() - Sets the GPxMUX1/2 and GPyMUX1/2 register bits
28
      // GPIO_SetupPinOptions() - Sets the direction and configuration of GPIOs
29
      // These functions are found in the F28X7x_Gpio.c file.
30
31
      11
      GPI0_SetupPinMux(43, GPI0_MUX_CPU1, 15);
32
                                                             //SCIRX pin setup
      GPIO_SetupPinOptions(43, GPIO_INPUT, GPIO_PUSHPULL); //SCIRX pin setup
33
                                                             //SCITX pin setup
34
      GPI0_SetupPinMux(42, GPI0_MUX_CPU1, 15);
      GPI0_SetupPinOptions(42, GPI0_OUTPUT, GPI0_ASYNC);
35
                                                             //SCITX pin setup
36 }
37
38
39 //
40 // initSCIAEchoback - Initialize SCI-A for echoback
41 //
42 void initSCIAEchoback(void)
43 {
44
      11
45
      // Note: Clocks were turned on to the SCIA peripheral
46
      // in the InitSysCtrl() function
47
      11
                                               // 1 stop bit, No loopback
48
      SciaRegs.SCICCR.all = 0x0007;
49
                                               // No parity, 8 char bits,
50
                                               // async mode, idle-line protocol
51
      SciaRegs.SCICTL1.all = 0x0003;
                                               // enable TX, RX, internal SCICLK,
52
                                               // Disable RX ERR, SLEEP, TXWAKE
53
      SciaRegs.SCICTL2.all = 0x0003;
```

```
54
       SciaRegs.SCICTL2.bit.TXINTENA = 1;
 55
       SciaRegs.SCICTL2.bit.RXBKINTENA = 1;
 56
 57
       11
       // SCIA at 9600 baud
 58
 59
       // @LSPCLK = 25 MHz (100 MHz SYSCLK) HBAUD = 0x01 and LBAUD = 0x44.
 60
       11
       SciaRegs.SCIHBAUD.all = 0x0001;
 61
       SciaRegs.SCILBAUD.all = 0x0044;
 62
 63
                                           // Relinquish SCI from Reset
 64
       SciaRegs.SCICTL1.all = 0x0023;
 65 }
66
 67 //
 68 // transmitSCIAChar - Transmit a character from the SCI
 69 / /
 70 void transmitSCIAChar(uint16_t a)
 71 {
       while (SciaRegs.SCIFFTX.bit.TXFFST != 0)
 72
 73
       {
 74
 75
 76
       SciaRegs.SCITXBUF.all = a;
 77 }
 78
 79 //
 80 // transmitSCIAMessage - Transmit message via SCIA
 81 //
 82 void transmitSCIAMessage(unsigned char * msg)
 83 {
 84
       int i;
 85
       i = 0;
       while(msg[i] != '\0')
 86
 87
       {
           transmitSCIAChar(msg[i]);
 88
 89
           i++;
 90
       }
 91 }
 92
 93 //
 94 // initSCIAFIFO - Initialize the SCI FIFO
95 //
96 void initSCIAFIFO(void)
97 {
98
       SciaRegs.SCIFFTX.all = 0xE040;
99
       SciaRegs.SCIFFRX.all = 0x2044;
       SciaRegs.SCIFFCT.all = 0x0;
100
101 }
102
103 //
104// End of file
105 //
106
```

ADC.h:

```
1 /*
 2 Author
             : Kaushik Naresh Kumar
 3 Organization: Norwegian University of Science and Technology (NTNU)
          : kaushik.n.kumar@ntnu.no
 4 Email
 5
 6 Description:
 7 Contains ADC related functions
 8*/
 9
10//Globals
11 Uint16 Vout ADC;
                          //ADC converted value between 0-4095
12 Uint16 Iout ADC;
                          //ADC converted value between 0-4095
13 float Vout;
                          //Analog value calculated as (Vout_ADC*3.3)/4096
14 float Iout;
                          //Analog value calculated as (Iout ADC*3.3)/4096
15 float Vout1, Iout1;
16 //Uint16 DACBout = 2483; //To generate 2V at DACoutB pin 70
17
18 //
19 // Function Prototypes
20//
21 void ConfigureADC(void);
22 void SetupADCSoftware(void);
23 void StoreADCvalues(void);
24
25 void ConfigureADC(void)
26 {
27
      EALLOW;
28
29
      11
30
      //write configurations
31
      11
32
      AdcbRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
33
      AdccRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
34
      AdcSetMode(ADC_ADCB, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
35
      AdcSetMode(ADC_ADCC, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
36
37
      11
      //Set pulse positions to late
38
39
      11
      AdcbRegs.ADCCTL1.bit.INTPULSEPOS = 1;
40
41
      AdccRegs.ADCCTL1.bit.INTPULSEPOS = 1;
42
43
      11
44
      //power up the ADCs
45
      11
46
      AdcbRegs.ADCCTL1.bit.ADCPWDNZ = 1;
47
      AdccRegs.ADCCTL1.bit.ADCPWDNZ = 1;
48
49
      11
50
      //delay for 1ms to allow ADC time to power up
51
      11
      DELAY US(1000);
52
53
```

```
EDIS;
 54
 55 }
 56
 57 void SetupADCSoftware(void)
 58 {
 59
       Uint16 acqps;
 60
 61
       11
 62
       // Determine minimum acquisition window (in SYSCLKS) based on resolution
 63
       11
       if(ADC RESOLUTION 12BIT == AdcbRegs.ADCCTL2.bit.RESOLUTION)
 64
 65
       {
 66
           acqps = 14; //75ns
 67
       }
 68
       else //resolution is 16-bit
 69
       {
 70
           acqps = 63; //320ns
 71
       }
 72
 73
       11
 74
       //Select the channels to convert and end of conversion flag
 75
       11
 76
       EALLOW;
 77
       //ADCB
       AdcbRegs.ADCSOC1CTL.bit.CHSEL = 5; //SOC1 will convert pin B5 -> Vout
 78
 79
       AdcbRegs.ADCSOC1CTL.bit.ACQPS = acqps; //sample window is acqps + 1 SYSCLK cycles
 80
       AdcbRegs.ADCSOC1CTL.bit.TRIGSEL = 5;//Trigger on ePWM1 SOCA
 81
       AdcbRegs.ADCINTSEL1N2.bit.INT1E = 0; //Disable INT1 flag
 82
 83
       //ADCC
 84
       AdccRegs.ADCSOC1CTL.bit.CHSEL = 5; //SOC1 will convert pin C5 -> Iout
 85
       AdccRegs.ADCSOC1CTL.bit.ACQPS = acqps; //sample window is acqps + 1 SYSCLK cycles
 86
       AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 5;//Trigger on ePWM1 SOCA
 87
       AdccRegs.ADCINTSEL1N2.bit.INT1E = 0; //Disable INT1 flag
 88
       EDIS;
 89
 90//
         Enable DAC outputs
 91//
         EALLOW;
         DacaRegs.DACOUTEN.bit.DACOUTEN = 1;//enable dacA output-->uses ADCINA0
 92 //
 93 //
         DacaRegs.DACCTL.bit.LOADMODE = 0;//load on next sysclk
 94 / /
         DacaRegs.DACCTL.bit.DACREFSEL = 1;//use ADC VREF as reference voltage
 95 //
         EDIS;
 96
 97
       FALLOW:
 98
       DacbRegs.DACOUTEN.bit.DACOUTEN = 1;//enable dacB output-->uses ADCINA1
 99
       DacbRegs.DACCTL.bit.LOADMODE = 0;//load on next sysclk
100
       DacbRegs.DACCTL.bit.DACREFSEL = 1;//use ADC VREF as reference voltage
101
       EDIS;
102
103 //
         DacbRegs.DACVALS.bit.DACVALS = DACBout; //Set DACoutB i.e. pin 70 to 2V (2483*3.3)/4096
104
105 }
```

```
106
107 void StoreADCvalues(void)
108 {
109
110 Vout_ADC = AdcbResultRegs.ADCRESULT1;
                                                          //ADC result from pin 65 (ADCIN B5)
111 Vout = (Vout_ADC*3.0)/4096;
112 Vout1 = (Vout/3.0)*400;
                                                          //Equivalent analog value
113
114 //DacbRegs.DACVALS.bit.DACVALS = Vout_ADC;
115
                                                          //ADC result from pin 64 (ADCIN C5)
116 Iout_ADC = AdccResultRegs.ADCRESULT1;
117 Iout = (Iout_ADC*3.0)/4096;
118 Iout1 = ((Iout-1.67)/3.0)*30;
                                                          //Equivalent analog value
119
120 DacbRegs.DACVALS.bit.DACVALS = Iout_ADC;
121 }
122
123
124 //
125// End of file
126 //
127
```